


The background image shows a large, modern architectural structure with a tall, conical tower and a wide, tiered seating area. The seating area is made of light-colored concrete steps and is surrounded by green grass. Many people are sitting on the steps, and some are standing. The sky is clear and blue. The overall scene is bright and sunny.

VLIW-based FPGA Computation Fabric with Streaming Memory Hierarchy for Medical Imaging Applications



Joost J. Hoozemans – Computer Engineering, TU Delft
Tuesday, 21 March 2017




CE Lab Computer
Engineering
Laboratory




ρ -VEX Overview




ρ -VEX Overview




- Dynamically reconfigurable VLIW processor
- Adapt processor to workload
- Assign resources (datapaths) to threads
- Developed at TU Delft
- Prototyped on FPGA (softcore)



EU Project ALMARVI consortium



Medical Imaging




PHILIPS
Healthcare


Medical Imaging

- Real-time feedback (continuous radiation)
- Reduce radiation doses
- Keep/improve image quality
- Limit latency
- Maintainability ~ 15 years

Medical Imaging




Medical Imaging




Medical Imaging

- Network latency between machines
- Hardware availability too short
- Multiple machines -> difficult to debug



Acceleration

- Possibility: FPGA
- Large amounts of resources (parallelism!)
- Long availability



FPGA

FPGA design:


- VHDL (hand-written)
- High-Level Synthesis (HLS) – generated from C code
- Synthesis time-consuming (hours)

FPGA

FPGA design:

- VHDL (hand-written)
- High-Level Synthesis (HLS) – generated from C code
- Synthesis time-consuming (hours)
- Alternative: Softcore
 - Processor running on FPGA
 - Synthesize once
 - Compiling, running, debugging as normal


FPGA




FPGA design:

- VHDL (hand-written)
- High-Level Synthesis (HLS) – generated from C code
- Synthesis time-consuming (hours)
- Alternative: Softcore
 - Processor running on FPGA
 - Synthesize once
 - Compiling, running, debugging as normal


Softcore processor: ρ -VEX



- Written in VHDL
- Highly generic (*also* design-time)




Softcore processor: ρ -VEX




- Workload characteristics:
- Image processing
- Lots of parallelism
 - ILP
 - DLP
- Streaming
- Aims: small area footprint, high clock frequency
 - 2-issue VLIW
 - Disable forwarding (decreases area, increases clock frequency)
 - Loop unrolling limits performance penalty

Memory Hierarchy

- Image processing pipeline
- Stages stream data from one filter to the next




Memory Hierarchy



VIVADO™




Implementation



Synthesized Design

Details





Platform

- **64 cores** (16 streams, 4 cores per stream)
- 200 MHz
- DMA
- MicroBlaze
- DDR
- HDMI

Each colored block is a 2-issue p-VEX core.

All 16 streams operate on a slice of the current frame in parallel.





- **Applications** - Image processing pipeline (Rolf, Joost), Doom (Koray, Jeroen), Demos (Muneeb, Joost, Jeroen), Benchmarks SPEC, MiBench, Malardalen, Powerstone (Anthony, Joost)
- **Operating System support** - Linux (Mainly Joost, some low-level code written/fixed/updated by Anthony & Jeroen), FreeRTOS (Jeroen, Muneeb)
- **Runtime libraries** - Newlib (Joost, Anthony), uCLibc (Tom, Joost), Floating Point & Division, math (Joost)
- **Compilers** - HP VEX, GCC (IBM, Anthony, Joost), Cosy (Hugo), LLVM (Maurice, Hugo), Open64 (Joost)
- **Binutils** - Assembler, linker, etc. (Anthony), VEXparse (Anthony, Jeroen)
- **Architectural Simulator** (Joost)
- **Debug** hardware, tools and interface (Jeroen)
- **Hardware** design - VHDL (Jeroen)
- **ASIC** manufacturing effort - core (Lennart), interface (Shizao) supported by Jeroen

The image is a screenshot of a web browser displaying the p-VEX Project website. The browser's address bar shows the URL 'http://rvex.ewi.tudelft.nl/'. The website has a dark header with a logo of four colorful LEGO bricks (white, blue, yellow, red) and the text 'p-VEX Project' and 'The Dynamically Reconfigurable VLIW Processor'. Below the header is a navigation menu with links: Home, Getting started, Forum (Q&A), Media, Publications, Education, People, Downloads, and Contact. The main content area has a large heading 'p-VEX: the Dynamically Reconfigurable VLIW Processor' followed by a subheading 'What is the p-VEX?'. Below this, a paragraph states: 'The p-VEX is a reconfigurable and extensible VLIW processor.' A bulleted list explains VLIW: '• VLIW: this stands for “very-long instruction word”. It implies that the processor can issue multiple instructions in parallel, and that the selection of which instructions are to run in parallel is done at compile-time. It is called such because each instruction word has to describe multiple independent instructions.' To the right of the text, there is a diagram titled 'The p-VEX can work as...' with four options: '- One 8-way datapath,', '- Two independent 4-way datapaths,', '- Four independent 2-way datapaths, or', and '- One 4-way + two 2-way datapaths'. The diagram shows a block labeled 'Data cache' and another labeled 'Datapath'.

<http://rvex.ewi.tudelft.nl>





Applied Reconfigurable Computing ARC 2017

April 3 - 7

arc2017.tudelft.nl

Location Keynotes & Paper Sessions: EWI, Collegezaal Boole

April 3 Monday	April 4 Tuesday	April 5 Wednesday	April 6 Thursday	April 7 Friday
 <p>XILINX PYNQ</p> <p>Xilinx - PYNQ workshop EWI - lecture hall D@ta 10.30 - 15.00h</p> <p>PYNQ is an open-source framework that enables programmers who want to use embedded systems to exploit the capabilities of Xilinx Zynq All Programmable SoCs (APSoC). It allows users to exploit custom hardware in the programmable logic without having to use ASIC-style CAD tools. Instead the APSoC is programmed in Python and the code is developed and tested directly on the embedded system.</p> <p>www.pynq.io</p>	 <p>Keynote: Onur Mutlu (ETH Zurich)</p> <p><i>"Rethinking memory system design"</i></p>	 <p>Keynote: Walid Najjar (UC Riverside)</p> <p><i>"Acceleration through hardware multithreading"</i></p>	 <p>Keynote: Patrick Lysaght (Xilinx)</p> <p><i>"Enabling software engineers to program heterogeneous, reconfigurable SoCs"</i></p>	 <p>TU Delft p-VEX</p> <p>TU Delft - p-VEX tutorial EWI - Van Katwijkzaal HB03.240 10.00 - 15.00h</p> <p>The p-VEX is an open-source reconfigurable VLIW processor developed by TU Delft. It comes with a complete toolchain, simulator, debug & trace hardware and interfacing software. The tutorial will highlight 2 use cases of the platform; The FPGA prototype of the dynamic core and an FPGA overlay fabric consisting of 64 cores running at 200MHz.</p> <p>rvex.ewi.tudelft.nl</p>
	09:00			
	Paper Session: Adaptive Architectures	Paper Session: Design-Space Exploration	Paper Session: FPGA-based Design	
	Paper Session: Embedded Computing and Security	Paper Session: Fault Tolerance	Paper Session: Neural Networks	
	10:30			
	Paper Session: Simulation and Synthesis		Paper Session: Languages and Estimation Techniques	
	14:00			
	16:00			



